Very High Throughput Implementation of Advanced Encryption Standard (AES) Algorithm on FPGA

Document Type : Original Research Paper

Authors

1 Faculty of Electrical Engineering Islamic Azad University, South Tehran Branch Tehran, Iran

2 Faculty of Electrical Engineering Islamic Azad University, South Tehran Branch Tehran, Iran

Abstract

An Advanced Encryption Standard (AES) algorithm is one of the most popular and most commonly used encryption algorithms. This algorithm can be implemented on microcontroller chips and FPGAs with various specifications. Also, the goals of implementing this algorithm are varied according to the application and requirements. In this paper, a project has been given that output very high data transfer rate equal 192 Gbps on the FPGA of the Virtex-7 (XC7VX330T-3FFG1157) from Xilinx. The extracted results of the implementation of the algorithm in the ISE 14.7 software show the maximum achievable clock frequency 500 MHz, with the parallel implementation of than three AES algorithms cores on a chip, higher speeds are also available.

Keywords

Files

History

  • Receive Date: 11 August 2017
  • Accept Date: 12 November 2017

Share

How to cite

Statistics